

06/18/99  
JC503 U.S. PTO  
09/30/97

U.S. DEPARTMENT OF COMMERCE  
PATENT AND TRADEMARK OFFICE

**UTILITY PATENT APPLICATION  
TRANSMITTAL LETTER  
UNDER 37 C.F.R. 1.53(b)**

ATTORNEY DOCKET NO.:  
2885/21

JC503 U.S. PTO  
09/30/97

06/18/99

Address to:  
Assistant Commissioner for Patents  
Washington D.C. 20231  
Box Patent Application

Transmitted herewith for filing is the patent application of

Inventor(s): **Martin VORBACH and Robert MÜNCH**

For : I/O AND MEMORY BUS SYSTEM FOR DFPS AND UNITS WITH TWO-  
OR MULTI-DIMENSIONAL PROGRAMMABLE CELL  
ARCHITECTURES

Enclosed are:


1. 31 sheets of specification, 3 sheets of claims, and 1 sheet of abstract.
2. 18 sheets of drawings.
3. Also enclosed:  
Return Receipt Postcard.
4. Related Application:

This application is a continuation of International Patent Application  
PCT/DE97/03013 filed on December 21, 1997 and a continuation-in-part of U.S.  
Patent Application Ser. No. 08/947,254 filed on October 8, 1997.

5. The filing fee is not being paid at this time.

Dated: *18 June 1999*

By:



Michelle M. Carniaux, Reg. No. 36,098

KENYON & KENYON  
One Broadway  
New York, New York 10004  
(212) 425-7200 (phone)  
(212) 425-5288 (facsimile)

**EXPRESS MAIL CERTIFICATE**

"EXPRESS MAIL" MAILING LABEL NUMBER EL234415475

DATE OF DEPOSIT 6/18/99


TYPE OF DOCUMENT PATENT APPLICATION OF VORBACH ET AL

SERIAL NO. \_\_\_\_\_ FILING DATE HEREWITH

I HEREBY CERTIFY THAT THIS PAPER OR FEE IS BEING DEPOSITED WITH THE UNITED STATES POSTAL SERVICE "EXPRESS MAIL POST OFFICE TO ADDRESSEE" SERVICE UNDER 37 CFR 1.10 ON THE DATE INDICATED ABOVE, BY BEING HANDED TO A POSTAL CLERK OR BY BEING PLACED IN THE EXPRESS MAIL BOX BEFORE THE POSTED DATE OF THE LAST PICK UP, AND IS ADDRESSED TO THE ASSISTANT COMMISSIONER FOR PATENTS, WASHINGTON, D.C. 20231.

Boris Polanco

(TYPED OR PRINTED NAME OF PERSON MAILING PAPER OR FEE)



(SIGNATURE OF PERSON MAILING PAPER OR FEE)

TITLE: I/O AND MEMORY BUS SYSTEM FOR DFPS AND UNITS WITH  
TWO OR MULTI-DIMENSIONAL PROGRAMMABLE CELL ARCHITECTURES